

# APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. 008312-0307347

Invention: DATA PROCESSING APPARATUS AND METHOD

Inventor (s): Yukiyasu TATSUZAWA

Address communications to the  
correspondence address  
associated with our Custom r No

**00909**

Pillsbury Winthrop LLP

This is a:

- ☐ Provisional Application
- ☒ Regular Utility Application
- ☐ Continuing Application
  - ☐ The contents of the parent are incorporated by reference
- ☐ PCT National Phase Application
- ☐ Design Application
- ☐ Reissue Application
- ☐ Plant Application
- ☐ Substitute Specification
  - Sub. Spec Filed \_\_\_\_\_
  - in App. No. \_\_\_\_\_ / \_\_\_\_\_
- ☐ Marked up Specification re
  - Sub. Spec. filed \_\_\_\_\_
  - In App. No \_\_\_\_\_ / \_\_\_\_\_

## SPECIFICATION

## TITLE OF THE INVENTION

DATA PROCESSING APPARATUS AND METHOD

### CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the  
5 benefit of priority from the prior Japanese Patent  
Application No. 2002-380279, filed December 27, 2002,  
the entire contents of which are incorporated herein by  
reference.

### BACKGROUND OF THE INVENTION

#### 10 1. Field of the Invention

The present invention relates to a data processing  
apparatus and method for applying an error correction  
process to data read from an information storage medium  
such as a digital versatile disk (DVD) and, more  
15 particularly, to a data processing apparatus and method  
for making syndrome calculations.

#### 2. Description of the Related Art

In recent years, DVDs that record digital data  
have prevailed remarkably. On a DVD, sector data  
20 generated from error correction code blocks is  
recorded.

Each error correction code block is made up of  
a block of information symbols arranged in the row  
and column directions, inner-code PI parity which is  
25 appended to information symbols in the row direction  
contained in the information symbol block, and outer-  
code PO parity which is appended to both information

symbols in the column direction contained in the information symbol block and the inner-code PI parity.

An error correction code in the PO direction has a code length of 208 bytes, an information length of 192 bytes, and a minimum distance of 17. An error correction code in the PI direction has a code length of 182 bytes, an information length of 172 bytes, and a minimum distance of 11.

Sector data generated from such error correction code block contains an error correction code, and can undergo error correction using this error correction code. Such a technique is disclosed in Jpn. Pat. Appln. KOKAI Publication No. 2002-74861.

Also, Jpn. Pat. Appln. KOKAI Publication No. 2001-67822 discloses a technique associated with an error correction process that can cope with the playback speed in a high multiple-speed mode. That is, this reference discloses a technique for calculating a syndrome for data with a code length of 182 bytes in the PI direction contained in playback information in parallel with a process for temporarily storing the playback information read out from a DVD in a buffer.

However, the method of calculating a syndrome parallel to the data write process to the buffer (disclosed in Jpn. Pat. Appln. KOKAI Publication No. 2001-67822) can offer an advantage in coping with high multiple-speed playback, but poses a problem of

a measure against sync abnormality in a DVD.

In fact, upon conversion into sector data, data with a code length of 182 bytes in the PI direction forms two Sync frames. One Sync frame contains a sync  
5 code (2 bytes) and 91 bytes of the code length of 182 bytes in the PI direction.

A DVD system executes a synchronization process for respective Sync frames. A sync system suffers abnormality for various reasons such as the state  
10 of the servo system of the DVD system, scratches, fingerprints, dust, and the like, and at least one Sync frame may be lost or duplicated, or the arrival order of frames may be reversed.

Such problem with of Sync frames often disturbs  
15 the calculation of an effective syndrome of a data sequence (the code length of 182 bytes in the PI direction). Even if 91 bytes of one Sync frame are correct data, all 182 bytes of both the Sync frames may be consequently determined as error data. Such a burst  
20 error results in an error correction performance drop and causes correction errors.

#### BRIEF SUMMARY OF THE INVENTION

A data processing apparatus according to an aspect of the present invention comprises a syndrome  
25 calculation unit configured to calculate a syndrome of a demodulated data sequence, and the syndrome calculation unit includes calculation means configured

to make a calculation required to realize syndrome calculation of demodulated data for each frame obtained by removing the sync code from one sync frame.

5 A data processing method according to an aspect of the present invention comprises making a calculation required to realize syndrome calculation of demodulated data for each frame obtained by removing the sync code from one sync frame upon calculating a syndrome of the demodulated data.

10 BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description  
15 given above and the detailed description of the preferred embodiments given below serve to explain the principles of the invention.

FIG. 1 shows an example of the data structure of an error correction code block;

20 FIG. 2 shows an example of the data structure of a data block with sync codes, which is recorded on an information storage medium such as a DVD for respective predetermined recording units (sectors);

25 FIG. 3 is a schematic block diagram showing the arrangement of a DVD playback system (data processing apparatus) according to an embodiment of the present invention;

FIG. 4 is a block diagram showing details of a PI syndrome calculation circuit and PI syndrome buffer memory;

FIG. 5 is a table showing sequences of respective switches in the PI syndrome calculation circuit shown in FIG. 4; and

FIG. 6 is a flowchart showing the sequence of an error correction process.

#### DETAILED DESCRIPTION OF THE INVENTION

10       An embodiment of the present invention will be described hereinafter with reference to the accompanying drawings.

FIG. 1 shows an example of the data structure of an error correction code block.

15       As shown in FIG. 1, an error correction code block is made up of a block of information symbols (information data) arranged in the column direction (PO sequence) and row direction (PI sequence), inner-code PI parity which is appended to information symbols in the row direction contained in the information symbol block, and outer-code PO parity which is appended to both information symbols in the column direction contained in the information symbol block and the inner-code PI parity.

25       An error correction code in the PO direction has a code length of 208 bytes, an information length of 192 bytes, and a minimum distance of 17. An error

correction code in the PI direction has a code length of 182 bytes, an information length of 172 bytes, and a minimum distance of 11.

FIG. 2 shows an example of the data structure of a data block with sync code, which is recorded on an information storage medium such as a DVD for respective predetermined recording units (sectors).

As shown in FIG. 2, a data block with sync codes is generated by inserting sync codes in sector data at given intervals.

Sector data is generated from some data of the error correction code block shown in FIG. 1. More specifically, a block of 192 rows formed by the information symbol (information data) block and PI parity is divided into 16 blocks. That is, one divided block is formed of 12 rows. One of 16 PO parity rows is added to one divided block formed of 12 rows to generate sector data of 13 rows. The total number of divided blocks is 16, and the total number of rows of PO parity is also 16. Hence, by adding one row of PO parity to each divided block, 16 sector data are generated. One sector data has  $(12 + 1)$  rows and  $(172 + 10)$  bytes per row.

When sync codes are inserted in the sector data generated in this way at, e.g., 91-byte intervals, a data block with sync codes shown in FIG. 2 is generated. The data block with sync codes has 13 rows

and 186 bytes per row, as shown in FIG. 2. One row of the data block with sync codes, i.e., a data sequence contains two Sync frames (2 + 91 + 2 + 91 bytes).

One Sync frame (2 + 91 bytes) contains a sync code  
5 (2 bytes) and some data of the sector data.

A modulated data sequence obtained by removing sync codes from one data sequence contains an error correction code, and error correction can be achieved using this modulated data sequence.

10 FIG. 3 is a schematic block diagram showing the arrangement of a DVD playback system (data processing apparatus) according to an embodiment of the present invention.

The flow of data in blocks will be described  
15 first. Data reproduced from a disk by a read channel 11 undergoes a signal process, and is then transmitted to a sync demodulation block 13. The sync demodulation block 13 detects a sync code (see FIG. 2) contained in the received data, and outputs modulated data  
20 (91 bytes) obtained by removing the sync code from this data. Furthermore, the sync demodulation block 13 also outputs address information indicating the location of the output demodulated data in the error correction code block shown in FIG. 1.

25 A RAM control block 18 stores the demodulated data output from the sync demodulation block 13 in a RAM 17. The demodulated data is also input to a PI syndrome



calculation circuit 14 in parallel with the storage process in the RAM 17. The PI syndrome calculation circuit 14 calculates a syndrome so that the syndrome calculations can be realized by only 91 bytes of the demodulated data.

An arrival history information block 16 generates history information of a frame arrival state on the basis of the address information output from the sync demodulation block 13. That is, the arrival history information block 16 manages the read-out state of data from the disk for respective Sync frames. The PI syndrome calculation circuit 14 confirms history information generated by the arrival history information block 16 prior to the syndrome calculations of 91 bytes, and always checks if frame loss, frame duplication, or the like has occurred.

The sync demodulation block 13 generates address information on the basis of ID information and sync codes contained in data read out from the disk while effecting sync protection. If a sync operation does not suffer any abnormality, all pieces of address information sent to the arrival history information block 16 assume serial values. The arrival history information block 16 may adopt a configuration for storing all pieces of address information, or a bitmap configuration with addresses of error correction code blocks.

Data recorded on a DVD have undergone an interleave process. Hence, demodulated data do not always arrive in the data arrangement order shown in FIG. 1. The RAM control block 18 and PI syndrome calculation circuit 14 execute storage and calculation processes while applying a deinterleave process on the basis of the address information.

If no sync error is found, all data in an error correction code block arrive without any loss or duplication, and are stored in the RAM 17. Also, PI syndrome calculations are executed after all data sequences are obtained. The PI syndrome calculation results are stored in a PI syndrome buffer memory 15.

An error correction circuit 19 executes an error correction process using the PI syndrome calculation results.

For example, when a correction process is executed from a PI sequence, an error pattern and error location are calculated using the PI syndrome calculation results to correct an information error in the RAM 17. At this time, if all the PI syndrome calculation results are zero, no error is determined, and an error correction process is skipped.

On the other hand, when a correction process is executed from a PO sequence with a larger code length, a data sequence in the PO direction is read out from the RAM 17, and a PO syndrome calculation circuit

included in the error correction circuit 19 executes syndrome calculations. After that, an error pattern and error location are calculated to correct an information error in the RAM 17. In this case, loss  
5 correction can be executed by exploiting address information of a data sequence with "non-zero" PI syndrome calculation results, and the correction performance can be improved compared to normal correction.

10 After all correction processes are completed, and all information errors have been removed from the data in the RAM 17, a descrambler/EDC block 20 executes a final error check process via the RAM control block 18, and data is transmitted to a host via an interface 21.

15 A method of realizing syndrome calculations using data of only 91 bytes will be explained in detail below. In a coding theory used in an error correction process, input data  $I_0$  to  $I_{181}$  of a PI sequence are handled as input information equation  $I(x)$  given by:

20 
$$I(x) = I_0x^{181} + I_1x^{180} + \dots + I_{180}x + I_{181}$$

The syndrome values of the PI sequence are calculated by substituting  $\alpha^0$  to  $\alpha^9$  as the roots of the Galois field in this input information equation  $I(x)$  and are given by:

25 
$$S_0 = I(\alpha^0) = I_0 + I_1 + \dots + I_{180} + I_{181}$$

$$S_1 = I(\alpha^1) = I_0\alpha^{181} + I_1\alpha^{180} + \dots + I_{180}\alpha + I_{181}$$

$$S_9 = I(\alpha^9) = I_0 \alpha^{9 \times 181} + I_1 \alpha^{9 \times 180} + \dots + I_{180} \alpha^9 + I_{181}$$

If all these syndrome values  $S_0$  to  $S_9$  are zero, they indicate that reproduction data is free from any errors. However, in order to effect syndrome calculation equations, data of 182 bytes are required.

On the other hand, the above equations can be rewritten as:

$$S_0 = (I_0 + I_1 + \dots + I_{89} + I_{90}) + (I_{91} + I_{92} + \dots + I_{180} + I_{181})$$

$$S_1 = (I_0 \alpha^{90} + I_1 \alpha^{89} + \dots + I_{89} \alpha + I_{90}) \alpha^{91} \\ + (I_{91} \alpha^{90} + I_{92} \alpha^{89} + \dots + I_{180} \alpha + I_{181})$$

.

.

$$S_9 = (I_0 \alpha^{9 \times 90} + I_1 \alpha^{9 \times 89} + \dots + I_{89} \alpha^9 + I_{90}) \alpha^{9 \times 91} \\ + (I_{91} \alpha^{9 \times 90} + I_{92} \alpha^{9 \times 89} + \dots + I_{180} \alpha^9 + I_{181})$$

A formula in the former parentheses of each syndrome calculation equation represents the syndrome calculation result of the first 91 bytes of the PI data sequence. Also, a formula in the latter parentheses represents the syndrome calculation result of the second 91 bytes.

That is, in case of the code length of 182 bytes, when the syndrome calculations are completed by the Sync frame of the first 91 bytes, the syndrome calculation result of 91 bytes can be multiplied by  $\alpha^{n \times 91}$  (where  $n$  is the syndrome degree).

When the syndrome calculations are completed by

the Sync frame of the second 91 bytes, the syndrome calculation result of 91 bytes can be directly used.

FIG. 4 is a block diagram showing details of the PI syndrome calculation circuit 14 and PI syndrome buffer memory 15. FIG. 5 shows the sequences of respective switches in the PI syndrome calculation circuit 14 shown in FIG. 4. The operations will be described below with reference to FIGS. 4 and 5.

In the PI syndrome calculation circuit 14 shown in FIG. 4, switches SW1 to SW5 operate in cooperation with each other in syndrome  $S_0$  to  $S_9$  calculation circuits.

A normal operation free from any sync error will be examined first. While the switches SW1 are flipped to the c side, 91 clocks are given to the circuit to execute syndrome calculations for only the first 91 bytes. The calculation results are latched by registers  $D_{01}$  to  $D_{91}$ .

Prior to the process of the second 91 bytes, the switches SW1 are flipped to the a side, and the switches SW3 are flipped to the f side. Multipliers  $M_1$  to  $M_9$  multiply the syndrome calculation results by  $\alpha^{n \times 91}$ , and the products are latched by registers  $D_{02}$  to  $D_{92}$ . During this process, the switches SW5 are kept OFF.

Subsequently, syndrome calculations of the second 91 bytes are executed while the switches SW1 are flipped to the c side as in the first 91 bytes, and

the calculation results are latched by the registers D<sub>01</sub> to D<sub>91</sub> again. Upon completion of the calculations of the second 91 bytes, the switches SW<sub>1</sub> are flipped to the b side in turn, the switches SW<sub>2</sub> are flipped to the d side, and the switches SW<sub>4</sub> are turned on, thus completing the EXORs of the syndrome calculation results of the first 91 bytes and the second 91 bytes. After that, the switches SW<sub>5</sub> are turned on, thus storing the syndrome calculation results of the PI data sequence with a code length of 182 bytes in the PI syndrome buffer 15.

A method of coping with a case wherein frame loss has occurred will be explained below. A case will be exemplified below wherein the second 91 bytes have been lost. Such case is detected when the address of the Sync frame of the next 91 bytes does not match that of the Sync frame of the second 91 bytes while the syndrome calculation results of the first 91 bytes are stored in the registers D<sub>02</sub> to D<sub>92</sub>. In this case, the second frame loss is determined, and the calculation results in the registers are stored in the PI syndrome buffer 15 as the syndrome calculation results of the PI data sequence of a code length of 182 bytes by flipping the switches SW<sub>1</sub> to the c side, and turning on the switches SW<sub>4</sub> and SW<sub>5</sub>.

On the other hand, the loss of the first 91 bytes is detected when an input address indicates that of

second 91 bytes upon inputting the first 91 bytes in the normal operation. In such case, syndrome calculations for 91 bytes are made while flipping the switches SW1 to the c side, and results are latched by the registers D<sub>01</sub> to D<sub>91</sub>. Upon completion of the calculations, the switches SW1 are flipped to the b side, the switches SW2 are flipped to the d side, the switches SW4 are turned off, and the switches SW5 are turned on. Then, the calculation results in the registers are stored in the PI syndrome buffer 15 as the syndrome calculation results of the PI data sequence of the code length of 182 bytes.

These syndrome calculation results obtained when data loss has occurred are equivalent to those calculated by using apparent zero data for those lost 91 bytes.

A case will be exemplified wherein the arrival order of frames is reversed. Such frame reverse is detected when the calculation results are temporarily stored in the PI syndrome buffer 15 upon detection of a frame loss, but the frame which is determined as the lost frame arrives anew. In such case, the syndrome calculation results stored in the PI syndrome buffer 15 must be called back.

For example, when the Sync frame of the first 91 bytes arrives anew, the switches SW1 are flipped to the c side to execute syndrome calculations for the

first 91 bytes as in normal operation, and the calculation results are latched by the registers D<sub>01</sub> to D<sub>91</sub>. In parallel with these calculations, the switches SW3 are flipped to the g side to call the syndrome results for the second 91 bytes in the PI syndrome buffer 15 to latch them by the registers D<sub>02</sub> to D<sub>92</sub>. Upon completion of the calculations of the first 91 bytes, the switches SW1 are flipped to the a side, and the switches SW2 are flipped to the e side. Then, the multipliers M1 to M9 multiply the results by  $\alpha^{n \times 91}$ . Also, the switches SW4 are turned on to compute the EXORs of the products and the calculation results of the second 91 bytes in the registers D<sub>02</sub> to D<sub>92</sub>. After that, the switches SW5 are turned on to write the EXORs as the syndrome calculation results of the PI data sequence of the code length of 182 bytes in the PI syndrome buffer 15 again.

Likewise, when the Sync frame of the second 91 bytes arrives anew, the switches SW1 are flipped to the c side to execute syndrome calculations for the second 91 bytes as in normal operation, and the calculation results are latched by the registers D<sub>01</sub> to D<sub>91</sub>. In parallel with these calculations, the switches SW3 are flipped to the g side to call the syndrome results for the first 91 bytes in the PI syndrome buffer 15 to latch them by the registers D<sub>02</sub> to D<sub>92</sub>. Upon completion of the calculations of the second



91 bytes, the switches SW1 are flipped to the b side, the switches SW2 are flipped to the d side, and the switches SW4 are turned on. Then, the EXORs of the calculation results in the registers D<sub>01</sub> to D<sub>91</sub> and  
5 the calculation results of the first 91 bytes in the registers D<sub>02</sub> to D<sub>92</sub> are computed. After that, the switches SW5 are turned on to write the EXORs as the syndrome calculation results of the PI data sequence of the code length of 182 bytes in the PI syndrome buffer  
10 15 again.

Next, a case will be explained below wherein frame duplication has occurred. Frame duplication is detected when a frame with an identical address arrives again. In this case, the PI syndrome calculation  
15 circuit 14 recognizes re-arrival of the identical address on the basis of the history information of the arrival history information block 16, and skips the calculation process by ignoring the data of 91 bytes.

As described above, the circuit blocks with the arrangement shown in FIG. 4 can always realize syndrome calculations even when frame loss, frame reverse, and frame duplication have occurred.

When this PI syndrome calculation circuit 14 is used, matching with the RAM 17 that stores playback  
25 information as main data must be taken account. In case of frame loss, the PI syndrome calculation circuit 14 executes processes using apparent zero data.

For this reason, when a DRAM or the like is used as the RAM 17, data other than zero data may remain stored in the RAM 17 as garbage data. For this reason, the error correction circuit 19 pads data on the RAM at the lost address with zero data on the basis of the information of the arrival history information block 16 prior to the error correction process. When both the first and second Sync frames have been lost, data in the PI syndrome buffer memory 15 must also be taken account. If extra data remain stored, it is similarly padded with zero data.

Furthermore, in such case, data appears to suffer no information error since syndromes are zero data. For this reason, when erasure correction of a PO sequence is used, the history information of the arrival history information block 16 is used in addition to information indicating that syndromes are "not zero", thus preventing correction errors due to this process.

FIG. 6 is a flowchart showing the sequence of the aforementioned error correction process. Data for one error correction block are written in the RAM 17. In parallel with this write process, PI syndromes are calculated, and PI syndrome calculation results are stored in the PI syndrome buffer memory 15 (S1).

If it is detected based on the arrival history information stored in the arrival history information

block 16 that frame loss has occurred (S2, YES),  
an area on the RAM 17 corresponding to the lost frame  
is padded with zero data (S3).

5 If it is detected based on the arrival history  
information stored in the arrival history information  
block 16 that all data of the code length has been lost  
(S4, YES), extra data in the PI syndrome buffer memory  
15 are padded with zero data (S5).

10 An error correction process is executed using  
the data in the PI syndrome buffer memory 15 and the  
arrival history information stored in the arrival  
history information block 16 (S6).

The functions and effects of the present invention  
described above will be summarized below.

15 (1) A data processing apparatus and method  
according to an embodiment of the present invention can  
complete syndrome calculations as an error correction  
code for each sync frame. For this reason, even when  
frame loss or the like has occurred due to abnormality  
20 in a sync system, syndrome calculation results in  
parallel with the data write process to the buffer  
memory can be effectively used. Furthermore, diffusion  
of errors due to sync system abnormality can be  
prevented, and an error correction performance drop  
25 caused by such diffusion of errors can also be  
prevented.

(2) A data processing apparatus and method

according to an embodiment of the present invention  
have an arrival history of Sync frames. Hence, frame  
loss, frame duplication, reverse of the order of frames  
can always be recognized. Then, a syndrome calculation  
5 process that can cope with these problems of frame  
loss, frame duplication, reverse of the order of frames  
can be selectively executed.

(3) A data processing apparatus and method  
according to an embodiment of the present invention  
10 prevent correction errors using arrival history  
information of Sync frames in addition to the syndrome  
calculation results, thus implementing more reliable  
error detection and error correction.

Additional advantages and modifications will  
15 readily occur to those skilled in the art. Therefore,  
the invention in its broader aspects is not limited to  
the specific details and representative embodiments  
shown and described herein. Accordingly, various  
modifications may be made without departing from the  
20 spirit or scope of the general inventive concept as  
defined by the appended claims and their equivalents.